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[57] ABSTRACT
Disclosed is an improved digital transmitter for trans-
mitting serial pulse-code modulation (pcm) data at
high bit rates over a transmission line. When not trans-
mitting, the transmitter features a high output imped-
ance which prevents the transmitter from loading the
transmission line. The pcm input is supplied to a logic
control circuit which produces two discrete logic level
signals which are supplied to an amplifier. The ampli-
fier, which is transformer coupled to the output isola-
tion circuitry, converts the discrete logic l e v e l signals
to two high current level, ground isolated signals in
the secondary windings of the coupling transformer.
The latter signals are employed as inputs to the isola-
tion circuitry which includes two series transistor pairs
operating into a hybrid transformer funct ioning to iso-
late the transmitter circuitry from the transmission
line. An effective increased ampl i tude , balanced, dif-
ferential output signal is produced by the t ransmit ter
from the serial pcm input data to provide an improved
transmitted signal to the transmission l ine.
8 Claims, 12 Drawing Figures
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1 2
DIGITAL TRANSMITTER FOR DATA BUS It is also extremely important that the output isola-
COMMUMCATIONS SYSTKM tion characteristics of transmitters employed in party
line data bus systems prevent the driver stages of the
ORIGIN OF THE INVENTION transmitter from being driven into the conductive state
The invention described herein was made in the per- 5 when they are inactive. Such additional line loading
formance of work under a NASA contract and is sub- from incompletely isolated transmitters causes wave-
ject to the provisions of Section 305 of the National form distortion which may result in false data transmis-
Aeronautics and Space Act of 1958. Public Law sion. It is also important to have short circuit protection
85-568 (72 Stat. 435: 45 U.S.C. 2457). 'n the event of a temporary or permanent short circuit
10 on the transmission line. In the absence of such protec-
BACKGROIND OF THE I N V E N T I O N
 tjon even a temporary short circuit may destroy the
1 Field of the Invention output stages of the transmitters connected to the
Broadly, the present invention relates to communicu- transmission line.
tion systems. Specifically, the present invention relates SUMMARY OF THE INVENTION
to an improved digital t ransmitter capable of providing '-"
the power amplification and output isolation required The present invention provides an improved digital
for transmission of high bit rate binary baseband signals transmitter primarily designed to transmit Manchester
over a data bus for half-duplex communications in mul- coded data at rates of '-° meea blts Per second
t i-terminal systems. The transmitter of this invention is (MBPS) over a shielded, twisted pair transm.ssion line
particularly suited for use in the NASA Triplex Flight 2(} that provides either dedicated or party line commum-
Control System. In a specific application in this system, catlons- The transmitter of the present invention is bro-
the transmit ter is to be used with a Redundant Flight ken mto three Sta8es which include: logic control cir-
Control data bus, which is routed throughout the Or- cuitr>' employed to control the mode of operation (AC-
biter vehicle employed in the NASA Space Shuttle pro- ,_ TIVE- IDLE- OFF> °,f the transmitter as well as to steer
cram. The svstem is designed to provide multiplexed "" the serial Pcm lnPut levels to the appropriate amplifier
"partv line"' communication between various elec- '"Put; amplifier circuitry which amplifies the signals
ironic" packaees remotely located in the vehicle. fron? the lofc control circuitry to two. high current
2. Brief Description of the Prior Art level< ground isolated signals; and ou tpu t isolation c,r-
There are manv basic circuits and devices capable of ,„ Cuit7 P™v'dln8 a low impedance path between the
... . ' .
 r ,. . ,. -
1
" supply and the output terminals when driven bv the am-providing the output power required for high bit rate ,-r ' • , , u- u • • u u u
• • «•• u u • • I I - " 1-4- phfier signals and a high impedance path between thetransmission. W i t h these circuits and devices, modify- . .. • i , • - .1. u c re-
. . . . . I . - i i i _ output terminals a n d ground i n t h e absence o f amplifiering aux i l i a ry circuits and devices must normally be em- . . .,-. , . ~, . . . , . .
• i . ' • i •. , i r u .i. . signals. The desired isolation characteristics areployed to provide suitable coupling between the trans- e, . . , ... . . . , . ,
. • i . i i_ •" • i- i i_- achieved by employing two series transistor pairs which
muter and the data bus or transmission line. In this re- ^ ' u • u uu
, . . ,. .... , , . . . -
1
- act as normally open switches except when the propergard, ,t ,s often necessary to modify the basic designs
 ity gi -Js |ied ^ ^ b.^ Norma,,v ,he
or devices to provide low impedance coupling for etfi-
 base.emitter junctions of the transistors are reversed
cient power transfer from the transmitter to the trans-
 bjased dr iv j them jnto the hj h in dance cutoff
mission medium dur ing transmission. Modification may
 stat£ The sence of the • polaritv base-to-
also be required to provide high impedance coupling 40 emitter signal forward biases the base-emitter junctions
tor isolating the transmitter from the transm.ssion me-
 drivi the transistors into their low impedance con-
d.um when the transmitter is not transmuting.
 duction state The Uvo series transistor pairs of the
While known methods and devices are available and
 presem invention are effective in providing improved
may be employed to improve output isolation charac-
 output isolation and short circuit protection, with a
tenstics, they are typical ly deficient for one or more 45
 m;n-mum of circuit components using a single, low
reasons. For example, to achieve the desired results, voltage power source
the auxil iary or modified circuits often increase the jn one embodiment, the digital transmitter of the
"active" output impedance of the transmitter which
 present invention employs a simple, yet stable, digital
produces a consequent reduction of power transfer ef-
 circuit design requiring only a single power supply to
ficiency. Such modifications may also require an exten- 50
 provide balanced, differential output signals at peak to
's ive amount of circuitry with the need for larger supply
 pea|< amplitudes of approximately twice the supply
voltages. Both positive and negative voltages may also voltage and with sufficient amplification and output im-
be needed. Another problem experienced withconven- pedance to efficiently drive loads as low as 10 to 20
tional designs is that the isolation characteristics may ohms. The transmitter also includes a low idle state
be inadequate when the power supplies are off. 55 power drain, an inherent output current limit for pro-
A basic transmitter employing a dual common emit- tection in the event of temporary or permanent short
ter driver stage will exhibit negligible line loading with circuit loads, a high impedance output in both the idle
the un i t power on but will also decrease the amplitude state and when supply power is off, and an output cir-
of signals on the line when the transmitter power is off. cuit that cannot be driven into a low impedance state
The basic deficiency of such common emitter circuits by signals on the data bus. In one embodiment, the en-
is that line signals drive the collector junctions into tire digital transmitter is assembled with only five Dual-
conduction which loads the transmission line. A modi- Inline-Packages which are commercially available. No
fication to the basic common emitter circuit requiring internal or external controls are required,
the addition of two diodes provides negligible line load-
 6<. Other features, and advantages of the present inven-
ing independent of uni t power, but results in a decrease " tion will become more readily apparent from the fol-
in output ampli tude and an increase in the output im- lowing specification, the related drawings and the
pedance of the transmitter . claims.
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R R I F F HFSCRIPTION OF THF DRAWINGB IE  DE I I   E AWINGS
FIG. 1 schematically illustrates the digital transmitter
of the present invention; and
FIGS. 2-12 illustrate exemplary pulse coded wave- 5
forms appearing at different locations in the circuitry
of the transmitter.
15
20
25
r>i: rue n i i ICTD ATCP,^O^HJ^ILLUSTRATED
Referring to FIG. 1 of the drawings, the digital trans-
mitter of the present invention, indicated generally at
10, includes a logic control circuit 1 1, an amplifier cir-
cuit 12, and an output isolation circuit 13. The logic
control circuit 11 has a data input 14 and a transmit
control input 15. The operating mode of the transmit-
ter 10 is determined by the circuit 11 which employs
four N A N D gates 16, 17, 18 and 19 interconnected to
provide output signals on lines 18' and 19'. The data
input 14 is connected to one input of the gate 16, while
the transmit control input 15 is connected to one input
of gates 16 and 17. The second input to the gate 17 is
supplied by the output of the gate 16, which is also con-
nected to one input of the gate 18. The output of. the
gate 17 is connected to one input of the gate 19 with
the remaining inputs of the gate 18 and the gate 19 con-
nected to the power supply +V.
The logic control circuit 1 1 provides three modes of
operation. One mode of operation is the OFF mode, in
which the power supply +V is externally switched off
and no power is supplied to the transmitter 10. A sec-
ond operating mode of the transmitter 10 is the IDLE
moile, in which the power supply +V is applied to the
transmitter circuitry and a low level input signal is pres-
ent at the transmit control input 15. The third mode of
operation is the ACTIVE mode in which the power
supply +V is applied to the transmitter circuitry and a
high level input is present at the transmit control input
15. When the transmitter is in the ACTIVE mode and
an input signal is present at 14, high and low discrete
logic level output signals are produced on the lines 18'
and 19' are supplied to the amplifier circuit 12. The
output signal produced by the gate 18 on the line 18'
is identical to the signal input to the data input 14,
while the signal on the line 19' is the inverted signal in-
put. Therefore, when the transmitter is in the ACTIVE
mode, if the signal on line 18' is high, the signal on line
19' wil l be low and vice versa.
The amplifier circuit 12 includes transistors 20 and
21, a resistor 22, and a transformer 23. The trans-
former has a center-tapped primary winding indicated
generally at 23a and secondary windings indicated gen-
erally at 23b and 23c. The emitters of the transistors 20
and 21 are connected through the resistor 22 to ground
while the collectors of the transistors are connected to
the power supply +V through windings 23a' and 23a"
included as portions of the primary winding 23u. The
resistor 22 stabilizes the switching characteristics of the
transistors 20 and 21 by increasing the signal level re-
quired to turn the transistors on and also slows the
switching rise and fall times which reduces the high fre-
quency spectral content of the signals appearing in the
secondary windings 23b and 23c. The resistor 22 also
limits the amount of collector current drawn by each
transistor.
The line 18' supplies transistor 20 with an input sig-
nal while line 19' supplies an input signal to transistor
°
"
,„
2L For the transistors to
 conduct, a proper signal level
mus, appear a, their bases The proper signal |eve, at
the base of transistor 20 biases it into conduction taus-
ing a corresponding signal to be developed in the wind-
ing 23a' . Conduction of the transistor 21 produces a
corresponding signal in the winding 23o" when the
proper signal level appears at the base of the transistor.
Transistors 20 and 21 never conduct at the same time
since the sjgna,s (ln , jne lg, and ,ine 19- ar£ comp,e_
The signals developed across each portion 23a' and
23a" of the primary winding 23a are reflected in the
secondary windings 23i> and 23c. The secondary wind-
ings are connected such that the signal polarity across
the winding 23b will be opposite to that across the
winding 23c. The signals appearing across the secon-
dary windings are high current level, ground isolated
signals which are supplied to the output isolation cir-
cuit 13.
The output isolation circuit 13 includes two series
transistor pairs 30, 31 and 32, 33, resistors 34 and 35,
and a hydbrid transformer 36 having a split primary
winding 36a 36i> 36b and a center-tapped secondary
winding 36c. The transistor pair 30, 31 or 32, 33 is
driven into conduction only when the proper polarity
signal is applied to the respective bases of each pair
from the transformer secondary windings 23b or 23c.
At any given time, only one of the series transistor pairs
30, 31 or 32, 33 will be conductive since when one
winding of the secondary provides u signal of the polar-
ity required to bias the pair into conduction, the other
winding is providing a signal which reverse biases the
base-emitter junction of the other transistor pair. Thus,
if the series transistor pair 30, 31 is conducting, the two
transistors wi)l provide a current limited, low imped-
ance path between the power supply +V and ground,
while transistor pair 32, '33 act as an open switch to
present a high impedance path between the power sup-
ply -fV and ground.
The current drawn by each series transistor pair 30,
31 and 32, 33 is limited by the base resistors 34 and 35
and the transistors 31 and 33. Transistors 31 and 33
provide an effective current gain of only one or two
since they are operated in the inverted mode. There-
fore, the maximum output current through the transis-
tors 30 and 32 is limited by the base current through
resistors 34 and 35 and by the inverted mode current
gain of transistors 31 and 33. In the inverted mode, the
trarisistros 31 and 33 exhibit a low gain so that the sig-
nal supplied to these transistors is initially amplified in
the circuit 12. The transistors 30 and 32 are. employed
in the output circuit 13 to provide isolation between
the transmission line T and the amplifier stage 12 inde-
pendent of signal polarity.
Using the described circuit design, as the load imped-
ance decreases, the output current will increase until
the maximum current limit is reached. Any further de-
crease in the load impedance will have little effect on
the output current. After the maximum current limit is
reached, the effect of any further decrease in the load
impedance will cause a corresponding decrease to
occur in the transmitter output voltage. Thus, a built-in
short circuit protection feature is provided in the event
of a temporary or permanent short circuit on the trans-
mission line.
The output signal appearing across the secondary
winding 36c of the transformer 36 is a balanced, differ-
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circuit drops low on both lines 18' and 19' irrespective
of the level of the data signal of FIG. 2.
The waveforms of FIGS. 6 and 7 are illustrative of the
waveforms appearing at thee collector's of transistors
20 and 21 respectively. The transistor 20 is forced into
conduction when the waveform of FIG. 4 is high, and
transistor 21 conducts when the waveform of FIG. 5 is
high. The waveforms produced by the conduction of
the transistors 20 and 21 are induced in the secondary
10 windings 23b and 23c as the waveforms illustrated in
FIG. 8 and 9. The conduction of the transistor 20 pro-
duces positive pulses in the winding 23b b and negative
pulses in the winding 23c, while transistor 21 produces
negative pulses in the winding 23b and positive pulses
15 in the winding 23c when it is conducting. The wave-
form of FIG. 9 is 180° out-of-phase with the waveform
of FIG. 8 due to the reversed connections of the secon-
dary windings. The waveform of FIG. 8 controls the
conduction of the series transistor pair 30, 31 and pro-
plary situation. It will be appreciated that the wave- 20 duces a waveform similar to the waveform of FIG. 10
forms are ideal waveforms and do not take into consid- across the primary winding 36a with respect to ground,
eration rise and fall times and component tolerances. At the same time, the waveform of FIG. 9 reverse bi-
The waveforms in FIGS. 2-12 are aligned vertically to ases the base-emitter junctions of the series transistor
permit observation of the time relationships between pair 32, 33 forcing them into cutoff. FIG. 11 is illustra-
the occurrence of changes in the levels of the input sig- 25 tive of the waveform across the primary winding 36/>
nal, the control signal and the signals appearing at the with respect'to ground. FIGS. 10 and 11 are comple-
ential signal which is d.c. isolated from the amplifier
circuit 12. The secondary winding 36c is connected to
a suitable transmission line T, which is preferably a
shielded, twisted conductor pair suitable for use in a
multi-terminal system.
In a multi-transmitter system, using the transmitters
of the present invention, if a first transmitter is in the
OFF or IDLE mode, while a second transmitter is in the
ACTIVE mode, a signal appearing on the transmission
line produced by the second transmitter cannot cause
the series transistor pair of the first transmitter to con-
duct. A positive or negative voltage on the transmission
line will reverse bias one of the two collector junctions
of the first transmitter, driving or maintaining the con-
figuration in the high impedance cutoff state. This in
turn prevents the first transmitter from providing an ad-
ditional load on the transmission line.
FIGS. 2-12, illustrate various waveforms present at
different locations in the transmitter 10 in an exem-
outputs of the logic, amplifier and isolation stages. All
voltages are referenced to ground unless otherwise
specified. The locations of the waveforms on the circuit
of FIG. 1 are designated in FIGS. 2-12. FIG. 2 illus-
trates an exemplary serial pcm data input signal while
FIG. 3 illustrates an exemplary transmit control signal.
The waveform of FIG. 2 may be generated by any suit-
able, conventional equipment employed in digital com-
munications. The waveform may be obtained for exam-
ple from a sync multiplexer/data encoder which pro-
vides a serial pcm stream composed of phase encoded,
sync, binary data and clock pulses. When the transmit-
ter 10 is in the ACTIVE mode, a high level in the signal
of FIG. 2 supplied to the input 14 causes a positive line
pulse to appear on the transmission line T and a low
level in the signal of FIG. 2 will cause a negative line
pulse to appear on the transmission line.
The transmit control signal of FIG. 3 is a discrete
voltage level applied at 15 which set the transmitter 10
in the IDLE mode when the control signal is low and
in the ACTIVE mode when the control signal is high.
The transmit control signal is also produced by the sync
multiplexer. The data signal and the transmit control
signal (FIG. 3) are appropriately correlated so that the
latter signal functions to enable the transmitter just be-
fore-data is applied to the terminal 14. The transmit
control signal also serves to automatically disable the
transmitter after the transmission of data is complete.
By this means, the transmitter remains in the energy
conserving IDLE mode except when data is being
transmitted.
FIGS. 4 and 5 represent the signals produced by the
logic control circuit 11 in response to the input signal
of FIG. 2 as controlled by the control signal of FIG. 3.
FIG. 4 is illustrative of the output signal on the line 18',
and FIG. 5 represents the output signal on the line 19'.
The waveform of FIG. 4 is identical to the serial pcm
data waveform of FIG. 2, while FIG. 5 is the comple-
ment of the waveform of FIG. 4 during the time the
transmit control signal of FIG. 3 is at a high level. When
the latter signal is at its low level, the output of the logic
30
40
45
50
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60
mentary signals, thus when series transistor pair 30, 31
is conducting, series transistor pair 32, 33 is cutoff and
vice versa.
The negative transitions of the waveforms of FIGS. 8
and 9 reverse bias the base-emitter junctions of respec-
tive series transistor pairs 30, 31 and 32, 33 which is il-
lustrated by the waveforms of FIGS. 10 and 11. The
negative transition of the waveform of FIG. 8 is pro-
duced by the conduction of the transistor 21, while the
negative transition of the waveform of FIG. 9 is pro-
duced by conduction of the transistor 20. Therefore,
FIG. 10 represents the conduction of the transistor 20,
and FIG. 11 represents the conduction of the transistor
21. The split primary winding 36a and 36b of the trans-
former 36 allows the waveform of FIG. 11 to be in-
verted thus providing a composite output signal pro-
duced in the secondary 36c of the transformer 36. This
output signal is illustrated in FIG. 12. The signal illus-
trated in FIG. 12 is Manchester coded in that one half
of the waveform is negative and the other half is posi-
tive with the transition between the two levels occur-
ring in one half bit periods. The output signal appearing
across the secondary winding 36c is thus a balanced,
differential signal providing peak-to-peak amplitudes
of about twice the supply voltage. The center-tap of the
transformer winding 36c is connected to the shield of
the transmission line T while the ends of the winding
are connected to the transmission line conductors.
The electrical components identified in the following
listing were employed in the construction of one em-
bodiment of the circuit 10.
RESISTORS
Reference Character Rating in Ohms
65 Reference
Character
22 11.3
34,35 68
INTEGRATED CIRCUITS
Manufacturer Specification
16. 17, 18
19,20,21,
Texas Instruments SN 75450 Dual Peripheral
Drivers
3,875,332
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RESISTORS-Continued
Reference Character Rating in Ohms
30, 32, 33
34
Reference
Character
TRANSFORMER
Manufacturer Specification
23. 26 Vari-L Co. Inc. Model SH-70 Hybrid Pulse
Transformer ) Q
The following table provides representative transmit-
ter characteristics exhibited by the transmitter of the
present invention using the previously listed compo- 15
nents.
TRANSMITTER CHARACTERISTICS
Supply Current:
Power supply + V = 5 Volts
State Current Power
Idle 38 ma
Operate into open circuit 190 ma
Operate into 1 24 ohm line 240 ma
Operate into short circuit 270 ma
Transmit Enable high and Transmit
Signal fails (high or low) 3 10 ma
Output:
Voltage 9.2 volts peak-peak
Current 80 ma maximum
Rise and Fall time 50-60 nanoseconds
Line load negligible
0. 1 9 watts
0.95 watts
1 .20 watts
1.35 watts
1.55 watts
20
25
30
While the transmitter of the present invention has
been described as producing Manchester coded data 35
from serial pcm data, it is not necessarily so limited.
The transmitter is capable of transmitting any type of
waveform having fluctuating characteritstics of which
there are many varieties. It may also be appreciated
that the transmitter is capable of transmitting data over 40
a wide range of frequencies and that the high and low
frequency cutoff points are limited primarily only by
the inherent transistor and transformer characteristics
of the components employed in the circuit.
The foregoing disclosure and description of the in- 4^
vention is illustrative and explanatory thereof, and vari-
ous changes in the size, shape and materials as well as
in the details of the illustrated constructions may be
made within the scope of the appended claims without
departing from the spirit of the invention.
I claim:
1. An improved digital transmitter having an isolating
coupling circuit means for coupling the transmitter to
a transmission line, said isolating coupling circuit
means comprising:
a. first control means including electronic switching
means responsive to a first control signal for pro-
viding either a low impedance or a high impedance
pathway to said transmission line for a first output ,„
signal,
said first control means including a first transistor
pair being emitter-connected together to provide
said first output signal when said first control signal
is supplied to the bases of said first transistor pair; ^
b. second control means including electronic switch-
ing means responsive to a second control signal for
providing either a low impedance or a high imped-
50
55
ance pathway to said transmission line for a second
output signal,
said second control means including a second trans-,
mission pair being emitter-connected together to
provide said second output signal when said second
. control signal is supplied to the bases of said sec-
ond transistor pair and the collector of one of the
transistors in said second transistor pair being con-
nected to the collector of one of the transistors in
said first transistor pair; and
c. means for holding said pathway in one of said con-
trol means at a high impedance when the pathway
in the other of said control means is at a low imped-
ance.
2. An improved digital transmitter having an isolating
coupling circuit means for coupling the transmitter to
a transmission line, said isolating coupling circuit
means comprising:
a. first control means responsive to a first control sig-
nal for providing either a low impedance or a high
impedance pathway to said transmission line for a
first output signal, said first control means includ-
ing a first transistor pair being emitter-connected
together to provide said first output signal when
said first control signal is supplied to the bases of
said first transistor pair;
b. second control means responsive to a second con-
trol signal for providing either a low impedance or
a high impedance pathway to said transmission line
for a second output signal, said second control
means including a second transistor pair being
emitter-connected together to provide said second
output signal when said second control signal is
supplied to the bases of said second transistor pair
and the collector of one of the transistors in said
second transistor pair being connected to the col-
lector of one of the transistors in said first transistor
pair; and
c. current limiting means in each of said pathways for
limiting current flow through either of said path-
ways when the other of said pathways is providing
a low impedance.
3. A transmitter as defined in claim 2 wherein said
current limiting means includes maximum current lim-
iting means comprising resistance means in the base
circuits of said first and second transistor pairs.
4. An improved digital transmitter having an isolating
coupling circuit means for coupling the transmitter to
a transmission line, said isolating coupling circuit
means comprising:
a. first control means responsive to a first control sig-
nal for providing either a low impedance or a high
impedance pathway to said transmission line for a
first output signal, said first control means includ-
ing a first transistor pair connected together to pro-
vide said first output signal when said first control
signal is supplied to the bases of said first transistor
pair;
b. second control means responsive to a second con-
trol signal for providing either a low impedance or
a high impedance pathway to said transmission line
for a second output signal, said second control
means including a second transistor pair connected
together to provide said second output signal when
said second control signal is supplied to the bases
of said second transistor pair;
3.875,332
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c. cur rent l imi t ing means in each of said pathways fur
J imit ing current flow through its associated path-
way when the other of said pathways is providing
a low impedance:
d. signal forming means for providing an inverse rela- s
tionship between said first and second control sig-
nals; and
e. means for s imul taneously supplying said first anil
second signals to the liases of said first and second
transistor pairs, saiil signal forming means includ- 10
ing transformer means with plura l secondary wind-
ing means, and one of said secondary winding
means being included in the hase-to-emitter circuit
of each said transistor pairs.
5. A t ransmit ter as defined in claim 4 where in the pri- is
marv of said transformer means is connected with am-
plifying circuit means providing two high current,
ground isolated signals.
6. A transmitter as defined in claim 5 wherein said
amplifying circuit means is connected with logic con-
trol means for forming two similar output signals from
a single data input signal.
7. A transmitter as defined in claim 6 wherein said
logic control means includes electronic switching
means responsive to an input control signal for control-
ling the operation of saiil logic control means.
8. A transmitter as defined in claim 7 wherein said
logic control means includes means for forming said
two similar output signals only when said single input
data signal and said input control signal are s imul ta-
neously supplied to said logic control circuit.
20
40
45
55
60
65
